TECHNICAL PROGRAM
Experimental results show that our proposed architecture can support multi- module, direct detecting hardware module function of arbiter, 160 I/O ports of wrapper, and multi-data of bus macro. P1D-7, VLSI Implementation for Block- Based Gradient Domain High Dynamic Range Compression. PDF, Tsun Hsien Wang, ...
Address
Tel
Website
Date
|
Product Description
|
Supplier
|
Money
|
Quantity
|
Weight
|
---|
TECHNICAL PROGRAM's website is ee.nsysu.edu.tw